



• Finite State Machines (FSMs) are clocked sequential systems.

□ We have already seen simple FSMs in flip-flops and counters.

- □ But you can do much more complex things with them.
- □ After a clock edge, the FSM assumes a state that depends on
 - the state that the FSM WAS in and
 - the inputs just before (and a little after) the clock edge.



L8 6.111 Spring 2003





Mealy Model



 With this type of FSM, the outputs can change asynchronously in response to changes in the inputs.



"Mealy Model": Output = F(State, Input)

Arcs between states also note output.





Moore Model

L8 6.111 Spring 2003

Introductory Digital Systems Laboratory



P7

Simple FSM



- One way of describing an FSM is in terms of transitions to be made on each clock edge. This is a Mealy machine.
- Here, the state names are numbers in the form Q1 Q0.
- Four states require a minimum of two bits to encode them. □ Four is the maximum number of bits required.



L8 6.111 Spring 2003



- It is straightforward to build a truth table for the next state and the output based on the present state and the input.
 - The equations can be easily derived directly from the truth table or from Karnaugh maps.



\mathbf{Q}_1	\mathbf{Q}_{0}	X	D ₁	D ₀	у
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	1	0	0
0	1	1	1	1	0
1	0	0	1	0	0
1	0	1	0	0	1
1	1	0	0	1	1
1	1	1	1	0	1

 $\begin{array}{l} D0=x^{*}/Q1+/x^{*}Q0^{*}Q1\\ D1=x^{*}Q0+/Q1^{*}Q0+/x^{*}Q1^{*}/Q0\\ y=x^{*}Q1+Q1^{*}Q0\\ \\ \mbox{ Introductory Digital Systems Laboratory} \end{array} _{7}$

L8 6.111 Spring 2003



This is the logic to implement the FSM if it were described by a schematic of discrete gates.



L8 6.111 Spring 2003

- There is a single input which represents a number. □ The LSB comes first, another with each clock pulse.
- The output is also serial, with the LSB first.
- The state of the FSM is the remainder of the division of the input number (so far) by five.



L8 6.111 Spring 2003

Introductory Digital Systems Laboratory





One can (if you wish) derive these equations from the truth table assuming the extra states result in "don't cares".

$$/D2 = /Q2 * x + /Q2 * Q0 + /Q1 * / x$$

$$D1 = Q0 * x + /Q1 * Q0 + Q2 * /x$$

L8 6.111 Spring 2003



L8 6.111 Spring 2003







L8 6.111 Spring 2003













L8 6.111 Spring 2003



Most of the time, this circuit will work just fine. It makes a mistake and enters an illegal state ONLY when the input transition is close to a clock edge.

L8 6.111 Spring 2003

Introductory Digital Systems Laboratory 21



"glitchy" until after the metastable state has expired. In particular, do NOT use "Sync" as a CLK input.

L8 6.111 Spring 2003

VHDL for a Short Pulse Catcher







