укр|рус|eng |
|
|
Харченко Дмитрий Александрович
- группа: ТКС-07м (ТКС-03а)
- тема дипломной работы: "Исследование и разработка
СВЧ-синтезатора частоты на основе ФАПЧ для систем телекоммуникаций,
измерения и контроля"
- научный руководитель: Воронцов Александр Григорьевич
- e-mail: unclenorton "at" mail "dot" ru
|
|
Напоминание об авторском праве
Все статьи в этом разделе представлены исключительно с целью ознакомления. Все права на их использование
принадлежат соответствующим владельцам.
Собственные публикации
Англоязычные материалы по тематике магистерской работы
- A New PLL Based Frequency
Synthesis Technique — Kostas Efstathiou, El. Eng.
Ph.D.
A new PLL based frequency synthesis technique is presented
in this paper. The new technique is able to sample the phase
of the reference and the output frequency at very high rate,
in contrast to the conventional PLL based synthesizer that
samples the phases of the two frequencies at a rate equal
to the step frequency. The increased sampling rate of the
phases, results to the increased convergence speed, and on
the same time, to the elimination of the spurs nearby the
output frequency. The resolution of the synthesizer can be
significantly increased, without limiting the settling time
and without affecting the quality of the output. Moreover,
the behavior of the loop does not depend any more on the
output frequency.
Оригинальный
URL документа
- Charge Pump saturation effects in
PLL Frequency Synthesizers — radio-labs.com
There is a push to reduce IC voltages everywhere, providing
a temptation to reduce the voltage available to the charge
pump phase detector in modern PLL IC's, which in turn limits
the voltage swing to the VCO. Even if the phase detector
output swing comfortably covers the required VCO tuning range,
charge pump limiting can have a significant impact on the
lock time, as detailed in this article.
Оригинальный
URL документа
Русскоязычные статьи
|